

REV	Description	Date

Specifications:

All units are in mils unless otherwise specified.

1. Materials

Beginning foil thickness 1/2oz min. but shall meet the minimum requirements below:

Layer 1 - Top Layer, 1 oz copper, 1.4mil

Dielectric - Rogers 4003, 16mil +/- 1mil

Layer 2 - Ground Plane, 1 oz copper, 1.4mil

Dielectric - Fr4 with 180Tg, (adjust this layer to meet thickness target)

Layer 3 - Ground Plane, 1 oz copper, 1.4mil

Dielectric - Rogers 4003, 16mil +/- 1mil

Layer 4 - Bottom Layer, 1 oz copper, 1.4mil

Total Board Thickness = 62mil +/- 5mil not including top and bottom solder mask.

2. Hole Plating

Copper plate in Thru Hole Vias - 1.0mil thick minimum (Approx. 1.5mil on surface).

3. Finish

ENIG

Thickness 3-8 micro inches.

Solder Mask

Liquid Photo Imagable (LPI) Solder Mask Over Bare Copper (SMOBC) on Both Sides of PCB.

Color: Red or Approved Equal.

Silkscreen: White Non-Conductive Epoxy Ink.

Supplier ID and Date Code shall be noted on bottom silkscreen.

4. Tolerances

Overall board dimension tolerance +/- 5mil.

Hole Diameter >= 100mil +/- 5mil before Plating.

Hole Diameter < 100mil +/- 3mil before Plating.

Layer to layer registration should be +/- 3mil.

All holes shall be located within hole to pad tangency.

5. Traces

Conductors indicated as Note A shall be 30mil +/- 1mil wide and have a coplanar ground spacing of 20mil +/- 1mil Manufacturer shall test for lines indicated to be 50 Ohm +/- 5% and may adjust the width as needed.

Minimum conductor width is 6mil +/- 1mil.

Minimum conductor to conductor spacing is 6mil.

TDR coupon required to be delivered with boards.

The controlled impedance on layer 1 shall be 50 Ohms +/- 5%.

6. RF Connections

Areas indicated as Note B shall have metal extending to the board edge and exposed when viewed from the side.

This note will apply to all layers in the indicated area.

Burrs and potential shorts will be accepted.

